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Abstract
To extend the physics reach of the LHC experiments, several upgrades to the accelerator complex are planned, culminating in the
HL-LHC, which eventually leads to an increase of the peak luminosity by a factor of five to ten compared to the LHC design value.
To cope with the higher occupancy and radiation damage also the LHC experiments will be upgraded. The ATLAS Planar Pixel
Sensor R&D Project is an international collaboration of 17 institutions and more than 80 scientists, exploring the feasibility of
employing planar pixel sensors for this scenario.
Depending on the radius, different pixel concepts are investigated using laboratory and beam test measurements. At small radii
the extreme radiation environment and strong space constraints are addressed with very thin pixel sensors active thickness in the
range of (75–150) µm, and the development of slim as well as active edges. At larger radii the main challenge is the cost reduction
to allow for instrumenting the large area of (7–10) m2. To reach this goal the pixel productions are being transferred to 6 inch
production lines and more cost-efficient and industrialised interconnection techniques are investigated. Additionally, the n-in-p
technology is employed, which requires less production steps since it relies on a single-sided process.
An overview of the recent accomplishments obtained within the ATLAS Planar Pixel Sensor R&D Project is given. The perfor-
mance in terms of charge collection and tracking efficiency, obtained with radioactive sources in the laboratory and at beam tests,
is presented for devices built from sensors of different vendors connected to either the present ATLAS read-out chip FE-I3 or the
new Insertable B-Layer read-out chip FE-I4. The devices, with a thickness varying between 75 µm and 300 µm, were irradiated to
several fluences up to 2 · 1016 neq/cm2. Finally, the different approaches followed inside the collaboration to achieve slim or active
edges for planar pixel sensors are presented.
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1. Upgrades Roadmap
Presently, the ATLAS pixel detector [1] comprises three bar-
rel layers located at radii between 50.5 mm and 122.5 mm as
well as three end-cap discs on each side of the detector. In to-
tal about 80 million read-out channels are distributed on 1744
pixel modules. Each module is composed of a 250 µm thick
n-in-n planar silicon sensor interconnected via the solder bump
bonding technique [2] to 16 FE-I3 read-out chips [3], featuring
pixel pitches of 50 µm× 400 µm. Sensors and read-out chips
are specified up to a fluence of 1015 neq/cm2 (1 MeV neutrons)
or a dose of 500 kGy.
To increase the physics reach of the LHC programme, it is
foreseen to upgrade the accelerator chain in three dedicated
long shutdowns (LS), followed by longer data-taking phases,
called phase 0, I, and II. While increasing the beam energy to
its design value, the peak luminosity will increase eventually
up to (5–8)·1034 cm−2s−1 [4]. Each LS will be mirrored by up-
grades to the ATLAS detector to cope with the increased lumi-
nosity. This paper will focus on the upgrades of the pixel detec-
tor, only. The first LS starts beginning of 2013 and lasts until
the end of 2014; it will lead to an approximately fourfold in-
crease in luminosity. In the ATLAS detector a new fourth pixel
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layer will be mounted on a new smaller beam pipe at a radius of
32 mm. This is referred to as the Insertable B-Layer (IBL) [5].
The smaller radius inhibits overlapping modules in z as em-
ployed in the present ATLAS pixel detector. Thus, the active
fraction had to be increased, using a new design of the n-in-n
sensors discussed in Section 3.2.1. Given the harsher radiation
environment and the higher occupancy a new read-out chip, the
FE-I4 [6], was developed, which is specified up to a received
fluence of 5 · 1015 neq/cm2. The pixel cell size was reduced to
50 µm× 250 µm and the number of pixel cells increased from
2880 to 26880. While the upgraded pixel detector is believed to
retain sufficient tracking capabilities after the second LS, which
starts around 2017, during the third LS from 2021 to 2022 a
major upgrade of the entire inner tracking system is planned.
The replacement of the tracking detector is required given the
foreseen fluences in phase II of up to 2 · 1016 neq/cm2 in the
innermost layer, along with the very high occupancies, calling
for higher granularity and a new generation of read-out chips
for the inner layers. The current baseline layout planned is de-
picted in Figure 1. The barrel consists of four pixel layers, with
a minimal radius around 39 mm and a maximal radius around
250 mm. Six pixel discs are foreseen for the forward region,
i. e. at a pseudorapidity of about 1.8 ≤ |η| ≤ 2.8. Depending
on performance simulations, it is planned to increase the radius
even further, or to add an additional fifth pixel layer.
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Figure 1: Baseline layout of the new inner detector for the Phase II upgrade [7].
Pixel (strip) layers and discs are indicated in red (blue).
2. The ATLAS Planar Pixel Sensor R&D Project
The scope of the ATLAS Planar Pixel Sensor R&D Project is
to evaluate and improve the performance of planar pixel sensors
for these detector upgrades as well as to determine their oper-
ation conditions in this high luminosity environment. Planar
pixel sensors are used widely already in present high energy
physics experiments and have very well established manufac-
turing processes with very high yield and low costs. Still, at the
irradiation levels expected in the inner pixel layers at the HL-
LHC, they require high bias voltages and pose stronger con-
straints on the cooling systems, especially when comparing to
emerging sensor technologies like 3D sensors [8], which still
are affected by lower yield and higher production costs, but
made significant progress over the last few years and will be
used in the ATLAS IBL upgrade [9, 10, 11]. Besides radiation
hardness studies, geometry optimization and cost reduction are
the key topics, which will also be covered in this paper. To
achieve these goals, sensor productions from CiS [12], FBK
[13], HPK [14], Micron [15], MPI-HLL [16], and VTT [17] are
used. To investigate the properties for realistic scenarios, irradi-
ations with various particle types and energies are used, i. e. re-
actor neutrons (JSI) [19], and protons with 26 MeV (KIT) [18],
800 MeV (LANSCE) [20], and 24 GeV (CERN PS) [21]. The
samples are then measured in the laboratory using radioactive
sources and in beam test at the CERN SPS and DESY, where
the EUDET beam telescope [22] is employed. The experimen-
tal measurements are supported by TCAD simulations.
3. Phase II Requirements
Investigations within the ATLAS Planar Pixel Sensor R&D
Project are focusing towards the phase II upgrade of the ATLAS
inner tracking system. The results presented in the following
are grouped according to the radius they are most relevant for.
3.1. Phase II – Outer Layer
The outer pixel layers drive the total area to unprecedented
values of about (7–10) m2, thus cost effective modules are
mandatory. To achieve this, cost-reduction for the sensors as
well as for the interconnection is envisaged. Since the latter one
is mostly driven by the number of tiles to be interconnected, it
is foreseen to use large area sensors, which are then intercon-
nected to four or even six FE-I4 chips. Three productions are
ongoing at the moment which include either four chip sensors
or have pairs of two-chip sensors placed close on the wafer,
such that they can be diced as a four-chip sensor. The sensors
were designed by the KEK group [23], the University of Liv-
erpool group, and the MPP/HLL group, and are produced by
HPK, Micron, and CiS respectively.
3.1.1. Performance of n-in-p Pixel Detectors
Since the pn-junction is on the pixel implantation side in n-
in-p sensors, the guard rings can be placed on the front-side as
well, and thus patterned processing is only needed on a single
side. Consequently, no masks and no alignment for back-side
processing are needed, lowering the cost and enabling the use
of more foundries for processing. Furthermore, the lack of pat-
terned back-side implantations eases subsequent handling and
testing. A possible problem connected to the n-in-p geometry is
related to the high voltage present at the edges at the front-side,
transferred from the backside through crystal damages along
the sensor sides. Since the sensor edge region is facing the read-
out chip, which is at ground potential, at a distance of O(10 µm),
destructive electric discharges are possible and were observed
[24]. To prevent this, three different methods were investigated.
In the first approach a 3 µm Benzocyclobutene (BCB) [25, 26]
passivation layer on the sensor surface was used and no destruc-
tive discharge observed up to a bias voltage of 1 kV [27]. As
alternatives two post processing approaches, employing silicon
adhesive and Parylene-C have been investigated. Up to 1 kV
no destructive discharges were found when using a full silicon
adhesive encapsulation of the module. Modules encapsulated
with Parylene-C have been tested up to 650 V, and again no de-
structive discharges were seen. In none of the three approaches
a degradation of the high voltage insulation was observed after
irradiation.
An extensive radiation programme, using sensors from three
different productions, was conducted to investigate the perfor-
mance of n-in-p pixel modules after high received fluences
up to 1016 neq/cm2. The first production using designs by the
MPP/HLL group was processed at CiS on 285 µm thick wafers
[27]. The other two productions yielded 150 µm thick sensors
and were conducted by the KEK group in collaboration with
HPK [28, 29] and by the MPP/HLL group [30, 32].
In Figure 2 the most probable values (MPVs) of the collected
charges are summarised as a function of the applied bias volt-
age for various received fluences for the modules from the CiS
production. The MPV of the collected charge rises with bias
voltage and decreases with received fluence. For all modules
the collected charge exceeds the threshold of 3.2 ke by a fac-
tor of 2 with bias voltages below 1 kV, indicating a good hit
efficiency. For comparison measurements using an n-in-n irra-
diated module [35] are shown as well.
With beam test measurements at the CERN SPS employing
120 GeV pions and at DESY using 4 GeV positrons the hit ef-
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Figure 2: MPV of collected charge for neutron irradiated n-in-p modules, ob-
tained from 90Sr source measurements, as a function of the bias voltage. The
uncertainties are fully correlated and account for charge calibration uncertain-
ties. For a discussion please refer to [31, 32]. The results from the n-in-n
module are from [35]; for better visibility, these points are drawn horizontally
displaced. The dotted red line indicates the threshold at 3.2 ke.
ficiency was determined as a function of the bias voltage and
received fluence for several modules from the different produc-
tions. For a module from the CiS production, irradiated to a
fluence of 1016 neq/cm2, and operated at a moderate bias volt-
age of 600 V for a threshold tuned to 2 ke the mean hit effi-
ciency was determined to be still as high as (97.2 ± 0.3) %. In
Figure 3 the hit efficiency is depicted as a function of the im-
pact point predicted by the beam telescope projected into one
pixel cell together with the design of the pixel cell. The main
hit efficiency losses occur in the regions of the bias dot and
in the corners. The former is because the implant in the bias
dot is not connected to the read-out, the latter due to charge
sharing among several pixels, bringing all participating pixel
cells below threshold. Anyhow, both effects are only relevant
for perpendicular impinging particles, occurring only for very
few parts of a high energy physics experiment. Therefore, the
quoted hit efficiency has to be understood as a lower bound. If
only the central part is considered, indicated by the box in Fig-
ure 3(a), the hit efficiency is (98.1 ± 0.3) %. Further details can
be found in [31, 32].
In Figure 4 the hit efficiencies for the modules based on the
150 µm thick sensors and FE-I4 read-out chips are summarised
as a function of the bias voltage and the received fluence. Be-
fore irradiation (black points) all modules show an excellent
performance with a hit efficiency above 99.7 %. After irradi-
ation to a fluence of 2 · 1015 neq/cm2 with low energetic pro-
tons at KIT the HPK modules exhibit a stable performance
up to 1 kV. The MPI-HLL modules were irradiated at KIT to
2 · 1015 neq/cm2 and at LANSCE to 4 · 1015 neq/cm2. Also here
a good hit efficiency is found already at low bias voltages, with
the main losses again occurring in the the above mentioned re-
gions. For further details please refer to [28, 30].
3.2. Phase II – Inner Layer
For the inner layers of the pixel detector foreseen in the
phase II upgrade the requirements are different. The maxi-
mum expected charged particle density of 1.07 · 10−1 cm−1 per
proton-proton collision [33] makes the best achievable resolu-
tion mandatory and thus a reduction of the Rφ-pitch to 25 µm
and the z-pitch to 150 µm for the sensor as well as for the
read-out chip is envisaged. By this increase in granularity the
charged particle density is reduced by a factor of three to 4·10−6
per pixel and proton-proton collision when compared to the IBL
pixel geometry. While implementing such small pitches can be
achieved for the read-out chip by switching to 65 nm technol-
ogy [34], they are not yet achievable on a large scale within
the interconnection process. Thus, improvements to the current
technologies are needed, or new techniques like Solid Liquid
Inter-Diffusion (SLID) [30, 36], offering lower pitches down to
approximately 20 µm, have to be used. To investigate the per-
formance of 25 µm wide pitches already today, special designs
are currently produced. One by the KEK group on the HPK
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Figure 3: (a) Mean hit efficiency as a function of the impact point predicted by the beam telescope for a FE-I3 module with a thickness of 285 µm irradiated to
a fluence of 1016 neq/cm2 and operated at a bias voltage of 600 V for a threshold of 2 ke. (b) Design of a single pixel. The implantation extends over the entire
structure shown, and has a ring shaped opening at the punch through bias dot displayed on the right side. The metal layer, covering most of the implant, is shown as
a large rectangle with rounded corners on the left side. The T-shaped structure at the far right end comprises the metal lines, connecting the bias dot to the bias ring.
The opening in the nitride and oxide layers is displayed as the rectangle in the centre of the pixel. The small circle at the left end of the pixel is the opening in the
passivation, where the pixel will be connected with bump-bonding.
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Figure 4: Hit efficiency as a function the applied bias voltage for n-in-p sensors
with a thickness of 150 µm connected to the FE-I4 read-out chip before and after
irradiation. In (a) the results for the HPK modules are shown before and after
irradiation to a fluence of 2 · 1015 neq/cm2with protons at KIT. (b) summarises
the results for the MPI-HLL modules. The received fluence is indicated by the
colour. The given uncertainties are systematic.
production lines, and one by the groups of the University of
Liverpool and the University of Glasgow at Micron. In these
designs, the pixel pitch is reduced to 25 µm in Rϕ, by merg-
ing pixel implants of two columns in the z direction, creating
a pitch of 500 µm. The bump pads are arranged with a metal
routing layer compliant with the FE-I4 pixel cell geometry of
50 × 250 µm2. A complementary approach to achieve the best
possible resolution is to decrease the mounting radius of the
pixel layer. This implies that no overlap of the modules in z is
possible for geometric reasons, as in the IBL. To ensure a full
coverage, within the ATLAS Planar Pixel Sensor R&D Project
several methods are investigated to achieve slim edge regions.
These will be discussed in Section 3.2.1. Being so close to the
interaction point radiation hardness up to 2 · 1016 neq/cm2 will
be needed and a reduction of multiple scattering is mandatory.
While the radiation hardness of the n-in-p modules was dis-
cussed was already discussed in the preceding section, it will
be presented for the n-in-n modules in Section 3.2.2. Multiple
scattering will be reduced by employing thinner sensors as well
as thinner read-out chips. At the moment within the ATLAS
Planar Pixel Sensor R&D Project sensors with thicknesses be-
tween (75–150) µm are being investigated. Of key interest here
is the ratio of collected charge to the threshold of the read-out
chip. The new IBL read-out chip FE-I4 offers good operational
performance down to thresholds of about 1 ke [37], while the
FE-I3 can only be used down to around 3 ke. For the read-out
chip to be developed for the inner layers a low threshold will
again be a key requirement, such that it is compatible with the
collected charges discussed in the following.
3.2.1. Slim Edges
Slim edges, i. e. a reduced distance between the last pixel
implant and the sensor edge, can be achieved in different ways.
Optimising the guard ring layout and reducing the safety mar-
gin already allowed to decrease the inactive edge from approx-
imately 1.1 mm, as in the currently used ATLAS sensors, down
to 400 µm [27, 38]. However, in the context of the phase II
upgrade further reduction is due. In the following, four ap-
proaches are discussed: three rely on a treatment of the edge,
while the last is design based.
The first approach employs Deep Reactive Ion Etching
(DRIE) [39] to achieve trenches around the sensors, which al-
low for a doping of the sensor sides. The two dedicated pro-
ductions using this approach rely on n-in-p sensors. In one pro-
duction designs by the MPP/HLL and LAL groups are imple-
mented on wafers of 100 µm and 200 µm thickness employing
the VTT production lines [30, 40]. To achieve the interpixel iso-
lation the p-spray isolation method was transferred from HLL
to VTT. Here the sides are implanted slanted with boron to de-
fine the electrical field on the sensor side. The edge distance
is reduced by implementing only one guard and/or bias ring in-
stead of a full guard ring scheme. By this, the edge distance was
reduced down to 50 µm. The modules were interconnected to
FE-I3 and FE-I4 read-out chips using the bump-bonding tech-
nique by VTT. Here, the UBM and solder bumps were applied
by IZM for the FE-I3 read-out chips, and by VTT for the FE-
I4 read-out chips. All sensors underwent the UBM preparation
at VTT. In laboratory measurements with radioactive sources,
within uncertainties, the same MPV of the collected charge was
observed for the central and the edge pixels [30]. This indi-
cates that the edge region is actively contributing to the charge
collection. For a determination of the hit efficiency beam test
measurements are being conducted at the moment.
In another production employing DRIE etching, FE-I3 and
FE-I4 read-out chip compatible designs by the groups from
LPNHE and FBK are being produced on the FBK production
line using wafers of 200 µm thickness [41]. The trench is doped
by diffusion, as it is used for the production of 3D sensors
[8]. The typical edge distance achieved is between 100 µm and
200 µm, by reducing the guard ring scheme considerably. To
predict the behaviour after irradiation, infra-red laser injections
into a sensor irradiated to a fluence of 1015 neq/cm2 were simu-
lated. One injection was simulated to occur outside of the guard
ring scheme, i. e. in the edge region, the other was simulated in
the area of a pixel implant. In Figure 5 the charge collection
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efficiency (CCE) with respect to the simulated pre-irradiation
value is shown as a function of the applied bias voltage for both
simulation points. As expected, higher bias voltages are needed
to deplete the region under the guard rings than for the one un-
der the pixel implantations. Above 500 V a saturation of the
CCE is found around 55 % (70 %) in the edge (pixel) region.
The predicted CCE at the edge is slightly lower than below the
pixel implant since the traversed path is longer and thus trap-
ping becomes more important. Assuming a low threshold oper-
ation, that is possible with the FE-I4 read-out chip, the results
indicate a good performance of the devices.
Another approach to achieve slim edges is the Scribe-Cleave-
Passivate Approach [43], developed by the SCIPP group in col-
laboration with the U.S. Naval Research Laboratory (NRL). As
a post processing step, it allows to achieve slim edges also for
already produced sensors with a traditional design. It relies on
a low damaged side wall, which is achieved by cleaving along a
scribe line, defined by a simple lithographic step. The exposed
side-walls are then passivated using atomic layer deposition of
alumina for n-in-p sensors and of SiO2 or Si3N4 for sensors with
an n-type bulk. This leads to a controlled drop of the potential
along the side-wall. The approach was successfully tested with
sensors from several different productions. Further details can
be found in [43, 44].
In the last approach to achieve slim edges the guard rings
are shifted beneath the pixel implantation, and thus this is only
possible for sensors, were the guard rings are placed on the op-
posite side of the pixel implants, namely in n-in-n sensors. The
minimum edge distances achievable are around 200 µm. To in-
vestigate this approach, a special design was included in a pro-
duction at CiS by the TU Dortmund group [44, 45, 46], which
exhibits step-wise shifted pixel implantations, i. e. the pixel im-
plantations at the sensor edges were shifted below the guard
rings in groups using different distances. The such built mod-
ules were tested in a beam test at the CERN SPS with 120 GeV
pions. In Figure 6 the pixels for each group are overlaid, and
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Figure 5: Simulated CCE for a laser pulse as a function of the applied bias
voltage for a slim edge sensor produced using the LPNHE/FBK approach. The
blue triangles indicate the CCE for a injection below a pixel implantation, the
red triangles for a injections outside of the guard ring structures. The fluence
simulated is 1015 neq/cm2.
the mean collected charge as a function of the impact position
predicted by the beam telescope is shown. The position of the
guard rings are indicated in grey. Although the electric field
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Figure 6: Mean collected charge as a function of the impact point predicted by
the beam telescope for an FE-I3 module with pixel implantations, which are
shifted step-wise beneath the guard ring structure on the opposing sensor side
[47]. Each group is projected into a single pixel.
is less homogeneous in this region the charge collection is in-
creased significantly, especially when compared to the thresh-
old and the. Following this results, the approach was adopted
for the planar sensors employed in the IBL [9].
3.2.2. Performance of n-in-n Pixel Detectors
As a candidate for the inner layers the performance of n-in-
n sensors is investigated up to 2 · 1016 neq/cm2 using sensors
from productions at CiS employing designs by the TU Dort-
mund group [46]. The sensors have thicknesses of 250 µm or
285 µm and were interconnected to the ATLAS FE-I3 read-out
chip with two different technologies. In the first approach sol-
der bump bonding by IZM was used, in the second approach
low temperature indium bump bonding was applied, which al-
lows for an interconnection after irradiation of the sensor, while
minimizing annealing effects. In Figure 2 the MPVs of the col-
lected charge for the assembly irradiated to 5 · 1015 neq/cm2 are
given. At 1 kV the MPV of the collected charge is 10.3 ke as
determined for β-electrons originating from a 90Sr-source, i. e.¸
well above the threshold of 3.2 ke. After an irradiation to the
highest fluence of 2 · 1016 neq/cm2 an MPV of the collected
charge of 4.2 ke is measured at an applied bias voltage of 1 kV.
Although this is low when compared to the typical thresholds
of the FE-I3 read-out chip, it is well above threshold when em-
ploying an FE-I4 read-out chip as discussed above.
In beam test measurements at the CERN SPS with 120 GeV
pions and at DESY with 4 GeV positrons, the hit efficiency was
determined as a function of the applied bias voltage and the
received fluence. At a bias voltage of 1 kV a preliminary hit
efficiency of 95.4 % at a fluence of 1016 neq/cm2 and of 88.4 %
at a fluence of 2 ·1016 neq/cm2 was determined. For all fluences
an increase with applied bias voltage is found, and a high hit
efficiency can be regained, when applying a higher bias voltage
up to 1.8 kV. When employing the FE-I4 read-out chip the bias
5
voltage requirements become less stringent, given the lower
possible threshold [9, 44]. Anyhow, in laboratory environment
the modules can be operated stably at these high bias voltages.
As for the HPK and MPI-HLL modules the main losses occur
in the region of punch through biasing and in the corners. So
all quoted hit efficiencies have to be taken as lower bound, since
inclined tracks are less affected by this. Further results are sum-
marised in [48, 49].
3.2.3. Design Improvements
To overcome the efficiency losses in the punch-through struc-
ture for perpendicular impinging particles, different design
modifications are under investigation. The KEK group in col-
laboration with HPK replaced the punch through biasing with
a poly-silicon resistor, encircling the pixel implant [29]. In an-
other production by the TU Dortmund group in collaboration
with CiS the routing of the metallization of the bias grid is al-
tered, aiming at a different electric field configuration [46]. First
results are expected shortly.
4. Conclusion & Outlook
Planar pixel sensors are a well understood and established
technology, which exhibits excellent performance within the
present tracking detectors of the ATLAS and CMS experiments.
The latest results obtained by the ATLAS Planar Pixel Sensor
R&D Project and presented here imply a good performance also
after the high irradiation levels expected after the upgrades of
the LHC accelerator complex. Furthermore, they offer the cost-
effectiveness needed for the large instrumented areas foreseen
in the upgrades of the pixel systems of the LHC experiments.
Especially, it has been shown that the hit efficiency after HL-
LHC inner layer fluences is sufficient, if high enough bias volt-
ages are applied. Using n-in-p sensors of the same thickness
as the currently used detectors, already at a moderate bias volt-
age of 600 V efficiencies above 97 % were observed after a re-
ceived fluence of 1016 neq/cm2. For n-in-n sensors fluences up
to 2 · 1016 neq/cm2 were explored and high hit efficiencies of
97.5 % were found at a bias voltage of 1.5 kV.
Different productions incorporating slim edges and/or im-
planted side walls, were discussed. For the three already fin-
ished ones a good performance was found, even with a minimal
edge distance of 50 µm.
5. Acknowledgements
This work has been partially performed in the framework of
the CERN RD50 Collaboration. The authors thank A. Dier-
lamm (KIT), V. Cindro, and I. Mandic´ (Jozˇef-Stefan-Institut)
for the sensor irradiations. Part of the irradiation were sup-
ported by the Initiative and Networking Fund of the Helmholtz
Association, contract HA-101 (”Physics at the Terascale”). An-
other part of the irradiations and the beam test measurements
leading to these results has received funding from the European
Commission under the FP7 Research Infrastructures project
AIDA, grant agreement no. 262025.
References
[1] G. Aad et al., “ATLAS pixel detector electronics and sensors”, JINST,
Vol. 3(7) (2008), P07007
[2] T. Fritzsch et al., “Cost effective flip chip assembly and interconnection
technologies for large area pixel sensor applications”, NIM A, Vol. 650
No. 1 (2011), 189
[3] I. Peric et al., “The FEI3 readout chip for the ATLAS pixel detector”,
NIM A, Vol. 565, No. 1 (2010), 178
[4] L. Rossi et al., “High Luminosity Large Hadron Collider A description
for the European Strategy Preparatory Group”, CERN, (2012), CERN-
ATS-2012-236
[5] M. Capeans et al., “ATLAS Insertable B-Layer Technical Design Report”,
CERN-LHCC-2010-013, Geneva Sep. 2010
[6] M. Garcia-Sciveres et al., “The FE-I4 pixel readout integrated circuit”,
NIM A, Vol. 636, No. 1 Supplement (2011), S155
[7] ATLAS Collaboration, “ATLAS Phase II Letter of Intent: Backup Docu-
ment”, CERN ATL-UPGRADE-PUB-2012-004 (2012)
[8] S. I. Parker et al., “3D - A proposed new architecture for solid-state radi-
ation detectors”, NIM A, Vol. 395 (1997), 328
[9] ATLAS IBL Collaboration, “Prototype ATLAS IBL Modules using the
FE-I4A Front-End Readout Chip” JINST, Vol. 7 (212), P11010
[10] P. Grenier et al., “Test beam results of 3D silicon pixel sensors for the
ATLAS upgrade” NIM A , Vol. 638 (2011), 33
[11] C. Da Via et al., “3D silicon sensors: Design, large area production and
quality assurance for the {ATLAS} {IBL} pixel detector upgrade”, NIM
A, Vol. 694 (2012), 321
[12] CiS Forschungsinstitut fu¨r Mikroelektronik und Photovoltaik http://
www.cismst.org
[13] Fondazione Bruno Kessler http://www.fbk.eu
[14] Hamamatsu Photonics http://www.hamamatsu.com
[15] Micron Semiconductor http://www.micronsemiconductor.co.uk
[16] Max-Planck-Gesellschaft Halbleiterlabor http://www.hll.mpg.de
[17] Valtion Teknillisesta¨ Tutkimuslaitoksesta http://www.vtt.fi
[18] A. Dierlamm, “Untersuchungen zur Strahlenha¨rte von Siliziumsensoren”,
PhD Thesis, (2003), Universita¨t Karlsruhe
[19] L. Snoj et al., “Computational analysis of irradiation facilities at the JSI
TRIGA reactor”, Appl. Rad. Iso. Vol. 70 (2012), 483
[20] P. Lisowski et al., “Los Alamos National Laboratory spallation neutron
sources”, Nucl. Sci. Eng., Vol. 106 (1990), 208
[21] CERN irradiation facilities https://irradiation.web.cern.ch
[22] A. Bulgheroni, “Results from the EUDET telescope with high resolution
planes”, NIM A, Vol. 623, No. 1 (2010), 399
[23] Y. Unno, “Evaluation of novel n+-in-p pixel and strip sensors for very
high radiation environment”, these proceedings
[24] T. Rohe et al., “Planar sensors for the upgrade of the CMS pixel detector”,
NIM A, Vol. 650 No. 1 (2011), 136
[25] R. Kirchhoff, “Polymers derived from poly(arylcyclobutenes)”, US Patent
4540763, (1985)
[26] The Dow Chemical Company, Processing Procedures for CYCLOTENE
3000 Series Dry Etch Resins, The Dow Chemical Company, (2008)
[27] C. Gallrapp et al., “Performance of novel silicon n-in-p planar pixel sen-
sors”, NIM A, Vol. 679 (2012), 29.
[28] R. Nagai et al., “Evaluation of novel KEK/HPK n-in-p pixel sensors for
ATLAS Upgrade with testbeam”, NIM A, Vol. 699, (2013), 78
[29] Y. Unno et al., “Development of novel n+-in-p Silicon Planar Pixel Sen-
sors for HL-LHC”, NIM A, Vol. 699, (2013), 72
[30] A. Macchiolo et al., “Thin n-in-p pixel sensors and the SLID-ICV ver-
tical integration technology for the ATLAS upgrade at HL-LHC”, these
proceedings
[31] A. La Rosa et al., “Novel Silicon n-in-p Pixel Sensors for the future AT-
LAS Upgrades”, NIM A,(2012) (in press) arXiv:1205.5305
[32] P. Weigell, “Investigation of Properties of Novel Silicon Pixel Assemblies
Employing Thin n-in-p Sensors and 3D-Integration”, PhD Thesis, (2013),
TU Mu¨nchen CERN-THESIS-2012-229
[33] P. Miyagawa et al., “Radiation background studies for the Phase II inner
tracker upgrade”, CERN ATL-UPGRADE-PUB-2013-012 (2013)
[34] M. Garcia-Sciveres et al., “Towards third generation pixel readout chips”,
these proceedings
[35] S. Altenheiner et al., “Radiation hardness studies of n+-in-n planar pixel
sensors for the ATLAS upgrades”, NIM A, Vol. 658 (2011), 25
6
[36] P. Weigell et al., “Characterization of Thin Pixel Sensor Modules
Interconnected with SLID Technology Irradiated to a Fluence of
2·1015 neq/cm2”, JINST, Vol. 6 (2011), C12049
[37] M. Backhaus, “Characterization of new hybrid pixel module concepts for
the ATLAS Insertable B-Layer upgrade”, JINST, Vol. 7 (2012), C01050
[38] C. Goessling et al., “Evaluation of the breakdown behaviour of ATLAS
silicon pixel sensors after partial guard-ring removal”, NIM A Vol. 624
(2010), 410
[39] F. La¨rmer, “Verfahren zum anisotropen A¨tzen von Silizium”, DE Patent
4241045 C1, (1994)
[40] J. Kalliopuska, “Results of a Multi Project Wafer Process of Edgeless
Silicon Pixel Detectors”, these proceedings
[41] M. Bomben et al., “Development of edgeless n-on-p planar pixel sensors
for future ATLAS upgrades”, NIM A, Vol. 712 (2013), 41
[42] M. Bomben et al., “Novel Silicon n-in-p Edgeless Planar Pixel Sensors
for the ATLAS upgrade”, NIM A, (submitted)
[43] V. Fadeyev et al., “Scribe-Cleave-Passivate (SCP) Slim Edge Technology
for Silicon Sensors”, these proceedings
[44] S. Altenheiner et al., “Planar slim-edge pixel sensors for the ATLAS up-
grades”, JINST, Vol. 7(2) (2012), C02051
[45] M. Benoit, “E´tude des de´tecteurs planaires pixels durcis aux radiations
pour la mise a` jour du d’etecteur de vertex d’ATLAS” PhD thesis (2013)
Universite´ Paris Sud - Paris XI
[46] T. Wittig, “Slim Edge Studies, Design and Quality Control of Planar AT-
LAS IBL Pixel Sensors”, PhD thesis, TU Dortmund (submitted)
[47] J. Weingarten et al., “Planar Pixel Sensors for the ATLAS Upgrade: Beam
Tests results”, JINST, Vol. 7 (2012), P10028
[48] A. Rummler, “Radiation hardness of n+-in-n planar silicon pixel detectors
for future ATLAS upgrades”, PhD Thesis, TU Dortmund (in preparation)
[49] T. Lapsien, “Messungen an hochbestrahlten ATLAS Silizium Pixel Sen-
soren mit unbestrahlter Ausleseelektronik”, Diploma Thesis, TU Dort-
mund (2012)
7
